



CLOCK GENERATOR PLL – AIP-PLL20M

FEATURES


- ▶ Supply voltage: 3.3V
- ▶ Output frequency range: 32KHz - 1MHz
- ▶ Current consumption below 0.3mA
- ▶ Feedback divider values: 1 - 32
- ▶ Reference divider values: 1
- ▶ Period jitter: NDA required
- ▶ Output duty cycle: 50%
- ▶ Power-up/down control
- ▶ Power-down mode (consumption < 1uA)
- ▶ Total core area: NDA required
- ▶ Temperature: -40C to 125C
- ▶ Process technology: 0.35um digital CMOS

OVERVIEW

- ▶ Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 32 with very low power consumption.
- ▶ Delivers optimal jitter performance over all multiplications settings.
- ▶ Ideal for implantable medical applications, portable devices and system clock generations.

IP STATUS

- ▶ SILICON VERIFIED



ASI, INC. CONFIDENTIAL INFORMATION

ASI reserves the right to make changes to the information contained herein without notice.
No liability shall be incurred as a result of its use or application.

www.advsensor.com
contact@advsensor.com
3945 Freedom Circle, Suite 710,
Santa Clara, CA 95054, United States